



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FIL	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/032,144	12/20/2001		Patrice Roussel	10559-644001 / P12488	3547	
20985	7590	06/15/2005		EXAMINER		
FISH & RI		•	MEONSKE, TONIA L			
12390 EL CAMINO REAL SAN DIEGO, CA 92130-2081				ART UNIT	PAPER NUMBER	
				2183	2183	
				DATE MAILED: 06/15/2009	DATE MAILED: 06/15/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

<del></del>		Application No.	Applicant(s)				
		10/032,144	ROUSSEL, PATRICE				
	Office Action Summary	Examiner	Art Unit				
		Tonia L. Meonske	2183				
Period fo	The MAILING DATE of this communication apport	pears on the cover sheet with the c	orrespondence address				
A SH THE - Exter after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLIMAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. In period for reply specified above, the maximum statutory period for reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tim y within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on 25 M	1arch 2005.					
2a) <u></u> ☐	This action is <b>FINAL</b> . 2b)⊠ This	action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
5)□ 6)⊠ 7)□	Claim(s) 19-23 and 73-82 is/are pending in the 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 19-23 and 73-82 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	wn from consideration.					
Applicati	on Papers						
9)□	The specification is objected to by the Examine	er.					
10)	☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex						
Priority u	ınder 35 U.S.C. § 119						
a)[	Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureausee the attached detailed Office action for a list	s have been received. s have been received in Application rity documents have been received in CPCT Rule 17.2(a)).	on No ed in this National Stage				
Attachment	i(s)						
2)  Notic 3)  Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summary ( Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:					

#### **DETAILED ACTION**

## Claim Objections

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

- 2. Claims 19 and 77 are objected to under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 3. Referring to claim 19, in line 4, the limitation "the 2N-bit wide first extended multimedia destination register" lacks an antecedent basis.
- 4. Referring to claim 77, in lines 9 and 10, the limitation "the destination register" lacks an antecedent basis.
- 5. Appropriate correction is required.

### Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 7. Claim 19 is rejected under 35 U.S.C. 102(b) as being clearly anticipated by Sidwell et al., European Patent Application EP 0 743 594 A1, cited on the information disclosure statement filed on June 9, 2003 (herein after Sidwell).
- 8. Referring to claim 19, Sidwell has taught a method executed in a processor comprising:

Art Unit: 2183

a. loading a first number N of bits from a second extended multimedia register into a lower half of a 2N wide-bit first extended multimedia register and in a upper half of the 2N-bit wide first extended multimedia destination register (Figure 6, page 5, line 44-page 6, line 14, page 11, lines 19-27).

Page 3

## Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. Claims 20-23 and 73-82 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sidwell et al., European Patent Application EP 0 743 594 A1, cited on the information disclosure statement filed on June 9, 2003 (herein after Sidwell).
- Referring to claim 20, Sidwell has taught the method of claim 19, as described above, in which the second extended multimedia register is a memory location (Figure 6, element 104). Sidwell has not have specifically taught in which N is 64 bits. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have N be 64-bits, since it has been held that a change in size is not a patentable difference. See In re Rose, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955).
- 12. Referring to claim 21, Sidwell has taught the method of claim 20, as described above. Sidwell has not specifically taught in which the memory location contains a double floating point data type. However the difference is only found in the nonfunctional descriptive material and is

Art Unit: 2183

not functionally involved in the steps recited. The loading would be performed the same regardless of the data. Thus this descriptive material will not distinguish the claimed invention from the prior art in terms of patentability, see In re Gulack, 703 F.2d 1381, 1385, 217 USPQ 401, 404 (Fed. Cir. 1983) In re Lowry, 32 F.3d 1579, 32 USPQ2d 1031 (Fed. Cir. 1994).

Page 4

- Referring to claim 22, Sidwell has taught the instruction of claim 19, as described above. Sidwell has not specifically taught in which the second extended multimedia register is a 128-bit source register (Figure 6, element 104). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the second extended multimedia register be 128-bits, since it has been held that a change in size is not a patentable difference. See In re Rose, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955).
- 14. Sidwell has also not taught N is 64 bits. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have N be 64-bits, since it has been held that a change in size is not a patentable difference. See In re Rose, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955).
- 15. Claim 23 is rejected for the same reasons as claim 21.
- 16. Referring to claim 73, Sidwell has taught a processor comprising:
  - a. basic program registers (Figure 1, element 12);
  - b. an address space (Figure 1, page 3);
  - a first extended multimedia register (Figure 6, element 104, SRC1);
  - d. a second extended multimedia register (Figure 6, element 112, RESULT); and
  - e logic to load a first portion of bits of the second extended multimedia register into a first portion of the first extended multimedia register and duplicate the first portion of

Art Unit: 2183

bits in a subsequent portion of the first extended multimedia register (page 5, line 44-page 6, line 14, page 11, lines 19-27).

- 2. Sidwell has not specifically taught registers that are labeled floating point unit and single instruction multiple data extension registers. However, these differences are found only in the nonfunctional descriptive material. This descriptive material will not distinguish the claimed invention from the prior art in terms of patentability, see in re Gulack, 703 F .2d 1381, 1385, 217 USPQ 401, 404 (Fed. Cir. 1983); In re Lowry, 32 F .3d 1579, 32 USPQ2d 1031 (Fed. Cir. 1994).
- 3. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have the registers be any type of registers because merely labeling the registers differently from that in the prior art would have been obvious. See Gulack cited above.
- 4. Referring to claim 74, Sidwell has taught the instruction of claim 73, as described above. Sidwell has not have specifically taught in which the first portion of the second extended multimedia register is 64-bits. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the second extended multimedia register of Sidwell be 64-bits, since it has been held that a change in size is not a patentable difference. See In re Rose, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955).
- 5. Furthermore Sidwell has not taught the second extended multimedia register represents a double floating point data type. However the difference is only found in the nonfunctional descriptive material and is not functionally involved in the steps recited. The loading would be performed the same regardless of the data. Thus this descriptive material will not distinguish the claimed invention from the prior art in terms of patentability, see In re Gulack, 703 F.2d 1381,

Page 6

Art Unit: 2183

1385, 217 USPQ 401, 404 (Fed. Cir. 1983)l In re Lowry, 32 F.3d 1579, 32 USPQ2d 1031 (Fed. Cir. 1994).

- 6. Claim 75 is rejected for the same reasons as set forth in claim 74.
- Referring to claim 76, Sidwell has taught the instruction of claim 73, as described above. Sidwell has not specifically taught in which the first portion of the first extended multimedia register is loaded with bits [63-0] of the first portion of the second extended multimedia register and the subsequent portion of the first extended multimedia register is loaded with bits [63-0] of the first portion of the second extended multimedia register. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the first portion of the first extended multimedia register loaded with bits [63-0] of the first portion of the second extended multimedia register and the subsequent portion of the first extended multimedia register loaded with bits [63-0] of the first portion of the second extended multimedia register, since it has been held that a change in size is not a patentable difference. See In re Rose, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955).
- 8. Claim 77 is rejected for the same reasons as set forth in claim 73,
- 9. Referring to claim 78, Sidwell has taught the processor of claim 77, as described above, in which the logic comprises: a source operand (Figure 6, page 5, line 44-page 6, line 14, element 104); and a destination operand (Figure 6, page 5, line 44-page 6, line 14, element 112).
- 10. Referring to claim 79, Sidwell has taught the processor of claim 78, as described above, and in which the source operand is a memory location (Figure 6, page 5, line 44-page 6, line 14, element 104).

Art Unit: 2183

Page 7

- Referring to claim 80, Sidwell has taught the processor of claim 79, as described above. Sidwell has not specifically taught in which the memory location has a 128-bit value. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the memory location have a 128-bit value, since it has been held that a change in size is not a patentable difference. See In re Rose, 220 F.2d 459, 463, 105 USPO 237, 240 (CCPA 1955).
- 12. Furthermore, Sidwell has not taught in which the memory location bit value represents a double floating point data type. However the difference is only found in the nonfunctional descriptive material and is not functionally involved in the steps recited. The loading would be performed the same regardless of the data. Thus this descriptive material will not distinguish the claimed invention from the prior art in terms of patentability, see In re Gulack, 703 F.2d 1381, 1385, 217 USPQ 401, 404 (Fed. Cir. 1983) In re Lowry, 32 F.3d 1579, 32 USPQ2d 1031 (Fed. Cir. 1994).
- Referring to claim 81, Sidwell has taught the processor of claim 79, as described above, and wherein the source operand is in a register (Figure 6, element 104). Sidwell has not specifically taught in which the source operand is a 128-bit source register. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the source register be 128-bits, since it has been held that a change in size is not a patentable difference.

  See In re Rose, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955).
- Referring to claim 82, Sidwell has taught the instruction of claim 81, as described above. Sidwell has not specifically taught in which the source register has a 128-bit value that represents a double floating point data type. However the difference is only found in the nonfunctional descriptive material and is not functionally involved in the steps recited. The move and duplicate

Art Unit: 2183

instruction would be performed the same regardless of the data. Thus this descriptive material will not distinguish the claimed invention from the prior art in terms of patentability, see In re Gulack, 703 F.2d 1381, 1385, 217 USPQ 401, 404 (Fed. Cir. 1983) In re Lowry, 32 F.3d 1579, 32 USPQ2d 1031 (Fed. Cir. 1994).

# Response to Arguments

15. Applicant's arguments with respect to claims 19-23 and 73-82 have been considered but are most in view of the new ground(s) of rejection.

#### Conclusion

- 16. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia L. Meonske whose telephone number is (571) 272-4170. The examiner can normally be reached on Monday-Friday, 8-4:30.
- 17. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie P. Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.
- Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2183

Page 9

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100